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The realization of a topological qubit calls for advanced techniques to readily and reproducibly
engineer induced superconductivity in semiconductor nanowires. Here, we introduce an on-chip
fabrication paradigm based on shadow walls that offers substantial advances in device quality
and reproducibility. It allows for the implementation of novel quantum devices and ultimately
topological qubits while eliminating many fabrication steps such as lithography and etching. This
is critical to preserve the integrity and homogeneity of the fragile hybrid interfaces. The approach
simplifies the reproducible fabrication of devices with a hard induced superconducting gap and
ballistic normal-/superconductor junctions. Large gate-tunable supercurrents and high-order multiple
Andreev reflections manifest the exceptional coherence of the resulting nanowire Josephson junctions.
Our approach enables, in particular, the realization of 3-terminal devices, where zero-bias conductance
peaks emerge in a magnetic field concurrently at both boundaries of the one-dimensional hybrids.
Hybrid superconducting/semiconducting nanowires are
a promising material platform for the formation of one-
dimensional topological superconductors bounded by pairs
of Majorana modes [1–3]. Owing to their non-Abelian
exchange statistics, these localized Majorana bound states
(MBS) are the fundamental constituents for fault-tolerant
topological quantum computing [4, 5]. Individual qubits
comprise at least four MBS in several interconnected na-
nowire segments with a hard induced superconducting
gap [6, 7]. Residual fermionic states within the gap would
compromise the topological protection of the Majorana
modes. Hence, a fundamental challenge in the develop-
ment of topological qubits is the engineering of complex,
interconnected hybrid devices with hard superconducting
gaps and clean, homogenous interfaces [8, 9].
Here, we introduce a novel fabrication technique that over-
comes these challenges and provides high-quality hybrid
quantum devices involving minimal nanofabrication steps
compared with previously established methods [10, 11].
Our approach is based on the deposition of superconduct-
ing thin films at a shallow angle onto semiconducting
nanowires, which have been selectively placed on sub-
strates with pre-patterned gates and shadow-wall struc-
tures. It enables complex hybrid devices with individual
(i.e. mutually isolated) contacts to the nanowire segments
while eliminating lithography, etching, and other fabri-
cation steps after the deposition of the superconductor,
in the following referred to as post-interface fabrication.
∗These authors contributed equally.
† Sebastian.Heedt@Microsoft.com
While shadow-wall lithography is compatible with a large
variety of materials, we utilize InSb nanowires coated
with Al half-shells to induce superconducting correla-
tions – a suitable material combination to study Majo-
rana physics [11, 12]. The homogeneity of the interface
between InSb and Al ultimately determines the device
quality, but it is known to have very limited chemical
and thermal stability [9]. Therefore, the reduction or
elimination of post-interface fabrication steps represents
a paradigm shift that enables pristine hybrid interfaces.
Similar advances in quality and reproducibility were made
possible by the reverse fabrication process established for
carbon nanotube devices [13].
In this Article, we investigate the transport properties
of hybrid nanowire shadow-wall devices. Initially, we ex-
amine Josephson junctions and detect subharmonic gap
features that arise from multiple Andreev reflections [14].
These junctions exhibit gate-tunable supercurrents of
up to 90 nA, which is exceptionally large for InSb/Al
nanowires [9, 15, 16]. The shadow-wall method also
facilitates 3-terminal hybrid devices with two normal-
metal–superconductor (N–S) interfaces, which are crucial
to corroborate earlier Majorana signatures [17, 18]. We
investigate the transport at a single N–S interface and
observe a crossover between a hard induced gap and
pronounced Andreev enhancement upon increasing the
junction transparency, consistent with the expected be-
haviour for ballistic junctions [19, 20]. Finally, we report
the emergence of discrete subgap states in the tunnelling
conductance at both nanowire ends and detect stable
zero-energy conductance peaks that coexist at certain
magnetic fields and chemical potentials.
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FIG. 1. Illustration of the shadow-wall technique. a Micromechanical transfer of the nanowires onto local bottom gates
(covered by Al2O3 dielectric) in the proximity of the Si3N4 shadow walls. b Illustration of a final device following the H radical
cleaning and Al deposition at a shallow angle. c False-colour SEM image of an exemplary sample. Shadow walls are designated
in blue and bond pads, which are enclosed by shadow walls, are shaded in dark yellow. Gaps are placed at critical locations
along the shadow walls (cf. green circle and the illustration in the blow-up). This ensures that bond pads with leads are isolated
from each other after the Al deposition. The area illustrated in panel (a) is indicated by the orange box. d Schematic of the
InSb nanowire cross-section during H radical cleaning (top). The native oxide of the semiconductor is denoted by a dark green
layer. The Al thin film deposited at a shallow angle of 30◦ forms an electrical connection to the substrate (bottom).
Our fabrication method paves the way for more ad-
vanced nanowire devices, including qubit implementa-
tions [6, 7, 21] and other multi-terminal devices that are
essential for fundamental research on topological super-
conductors [18, 22]. The versatility of the shadow-wall
technique introduces a convenient and quick way to im-
plement new device geometries with various combinations
of semiconductor and superconductor materials.
SHADOW-WALL LITHOGRAPHY
A well-established approach to realize hybrid devices is
based on the epitaxial growth of nanowires followed by
the in-situ evaporation of a superconductor [10, 23]. This
method requires a subsequent etching step to expose
gate-tunable wire segments without metal. Nanowires
have also been grown on opposite crystal facets of etched
trenches [11, 24], which enables the formation of shadowed
junctions without the need to etch the superconductor [11].
The native oxide that forms during the ex-situ processing
is removed prior to the deposition of the superconductor.
Another recent study employed growth chips with bridges
and trenches that act as selectively shadowing objects
during the evaporation of a superconductor [25]. However,
common to those methods is that the hybrid nanowires are
removed from the growth substrate following the evap-
oration and undergo several post-interface fabrication
steps such as alignment via scanning electron microscopy
(SEM), electron-beam lithography involving resist coat-
ing, or etching. However, hybrid devices are prone to
degradation. High-temperature processing (e.g. certain
dielectric deposition methods or resist baking) cannot be
performed, as it would lead to chemical intermixing at the
super-/semiconductor interface [26, 27]. The low chemical
and thermal stability of the interface requires sample stor-
age in vacuum at a temperature T < 0 ◦C, which is hardly
compatible with standard fabrication methods. The low
thermal budget and the additional fabrication steps limit
the achievable device performance in terms of electrical
noise, lithographical alignment accuracy, contamination
and disorder. The considerable variation from device to
3device imposes singular rather than standardized designs
and results in a low yield and limited reproducibility of
basic transport measurements.
In contrast, the core principle of our approach is to min-
imize or eliminate post-interface fabrication. We have
engineered scalable substrates that comprise all desired
functionality without being subject to any fabrication
restrictions (e.g. thermal budget limitations) since the
semiconductor nanowires are only introduced right before
the superconductor deposition. As depicted in Fig. 1a, we
transfer InSb nanowires [28] onto these substrates on top
of pre-patterned bottom gates covered by a continuous
dielectric layer in the vicinity of shadow-wall structures.
The nanowires are loaded into a customized evaporation
chamber where the native oxide is removed at T = 550 K
by exposure to a directed flow of atomic hydrogen radi-
cals. Without breaking the vacuum, Al is subsequently
deposited onto the samples at T = 140 K. The super-
conductor is evaporated at a shallow angle of 30◦ with
respect to the substrate plane, which creates a 3-facet
nanowire shell that is connected to the leads and bond
pads on the substrate (Fig. 1d). As illustrated in Fig. 1b,
the shadow walls enable selective deposition on both the
nanowires and the substrate. Adding gaps at critical
locations along the shadow walls (Fig. 1c) ensures that
the leads are electrically isolated from one another while
eliminating the need for post-interface fabrication such as
lift-off patterning or Al etching. Fig. 2a shows an exem-
plary device that is directly bonded to a printed circuit
board for low-temperature transport measurements. Here,
the p+-doped Si substrate enables back-gate control of
the electron density in the nanowire (see Fig. 2b).
MATERIAL ANALYSIS
The quality of the InSb nanowires, Al thin films, and
InSb/Al interfaces is assessed by transmission electron
microscopy (TEM) of cross-sectional lamellae prepared
via focused ion beam (FIB). These lamellae are cut out
from devices like the one depicted in Fig. 2a (cf. dashed
line). The samples exhibit a sharp super-/semiconductor
interface and a continuous high-quality polycrystalline Al
layer is formed on three facets of the InSb nanowires (see
Figs. 2c,e and Supplementary Fig. S1). No oxide forma-
tion is observed between the Al grains, which is evident
in the elemental energy-dispersive X-ray spectroscopy
(EDX) composite image (Fig. 2c). The middle facet has
twice the Al layer thickness (16 nm) compared to the top
and bottom facets (8 nm) due to the evaporation angle
of 30◦ with respect to the substrate plane. The InSb/Al
interface is clean and there is no residual native oxide (see
Figs. 2d,e), which confirms that our procedure of atomic
hydrogen radical cleaning can effectively remove the nano-
wire oxide without damaging the InSb crystal structure.
The nanowires are single-crystalline, defect-free, and ex-
hibit a hexagonal geometry. The polycrystalline Al layer
forms a continuous metallic connection from the nano-
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FIG. 2. TEM analysis of the InSb/Al interface. a False-
colour SEM image of an InSb nanowire Josephson junction.
b Schematic of the measurement setup. The back-gate volt-
age, VBG, is applied to the p
+-doped Si substrate to tune
the electron density in the nanowire. c Cross-sectional EDX
elemental composite image of the [111] InSb nanowire covered
with the Al layer and a protective layer of SiNx. d Line-cuts
of the integrated elemental counts within the orange box in
panel (c). e High-resolution bright-field scanning TEM image
of the InSb/Al interface at the location indicated by the blue
box in panel (c).
wire to the substrate. This connection is crucial for the
contact between the shell and the thin Al lead on the
substrate and it is fundamental for more complex devices
such as superconducting interferometers (see Supplemen-
tary Fig. S25) and 3-terminal Majorana devices that can
reveal the opening of a topological gap [18].
4HIGHLY TRANSPARENT JOSEPHSON
JUNCTIONS
We employ mesoscopic InSb/Al Josephson junctions like
the one depicted in Fig. 2a to study the induced supercon-
ductivity in the nanowires. Each device comprises two Al
contacts (1.8µm wide) separated by a 110− 150 nm long
bare nanowire segment that is tunable by the back-gate
voltage, VBG. The source–drain voltage, VSD, is applied
or measured between the two Al electrodes (Fig. 2b).
Fig. 3a shows the differential resistance, R = dVSD/dISD,
as a function of bias current, ISD, and temperature for
a typical device. The blue region (R = 0 Ω) denotes the
superconducting phase, which persists up to ∼ 1.8 K. At
low temperatures (T < 0.6 K), the hysteretic behaviour
of the asymmetric VSD–ISD traces indicates that the junc-
tion is in the underdamped regime according to the model
of resistively and capacitively shunted junctions. Above
0.6 K, the thermal activation washes out the asymmetry
of the traces. Remarkably, at T = 30 mK the switch-
ing current, Isw, i.e. the observable supercurrent, ranges
from 30 to 90 nA across all devices in the open-channel
regime. The magnitude of the intrinsic supercurrent, Ic,
in ballistic and short junctions, can be predicted via the
Ambegaokar–Baratoff formula: IcRN = pi∆ind/2e, with
the normal-state resistance RN, the induced gap ∆ind, and
the electron charge e [29]. Here, the typical IswRN prod-
uct is ∼ 110µV, i.e. only one-third of pi∆ind/2e ∼ 360µV.
The discrepancy between Isw and Ic is in line with pre-
vious experiments [15, 16, 30] and can be explained by
premature switchings due to thermal activation and cur-
rent fluctuations [31, 32].
In Fig. 3b, we show the differential conductance, G =
dISD/dVSD, as a function of VSD (red curves) for the
same Josephson junction (top) and for a second device
(bottom). The traces display subharmonic conductance
peaks stemming from multiple Andreev reflection (MAR)
processes [14]. By fitting the conductance with a coher-
ent scattering model (green curves), we can estimate the
induced superconducting gap, ∆ind (233µeV and 230µeV
for device 1 and 2, respectively), and the gate-tunable
tunnelling probability of the different subbands (see Sup-
plementary Fig. S6) [33].
In Fig. 3c, we report the evolution of the MAR pattern as
a function of magnetic field, B‖, parallel to the nanowire
axis of device 2. Here, the presence of subgap states close
to the gap edge alters the typical MAR pattern and gives
rise to an intricate energy dispersion in magnetic field
that is further discussed in Supplementary Section III.
Crucially, the magnetic field quenches the superconduc-
tivity at a critical value of Bc = 1.2 − 1.3 T. This limit
can be enhanced to about 2 T by using a thinner Al shell
(Supplementary Fig. S11). These values are well above
the magnetic field at which a topological phase transition
should occur in hybrid InSb/Al nanowires [34].
In Fig. 3c, the out-of-gap conductance displays a dense
pattern of faint peaks with an average spacing of about
30µV and an effective Lande´ g factor of ∼ 20 (extracted
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FIG. 3. Multiple Andreev reflections and supercurrent
in InSb/Al Josephson junctions. a Differential resistance,
R, as a function of ISD (with upward sweep direction) and T
for device 1 at VBG = 13.65 V. The switching current reaches
a maximum of ∼ 90 nA at T = 30 mK and persists up to
1.8 K. b Conductance line traces (red) versus source–drain
voltage for device 1 at VBG = 5.1 V (top) and for device 2
at VBG = 3.0 V (bottom). The theoretical fits (green) yield
the transmissions, Tn, of the one-dimensional subbands with
index n: T1 = 0.87, T2 = 0.17 (top) and T1 = 0.93, T2 = 0.71,
T3 = 0.01 (bottom). c Differential conductance, G, as a
function of VSD and magnetic field, B‖, which is oriented
along the nanowire, for device 2 at VBG = −0.9 V.
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FIG. 4. Ballistic Andreev transport. a False-colour SEM image of an exemplary N–S junction. The W bottom gates (brown)
underneath the InSb nanowire (green) are covered by 18 nm of Al2O3 dielectric. b Differential conductance, G, as a function of
source–drain voltage, VSD, and bottom tunnel-gate voltage, VTG. The so-called super gate which controls the chemical potential
of the hybrid nanowire segment is grounded. c G versus VSD line-cuts of the data in panel (a) at the locations designated by the
coloured lines. d Subgap conductance (green) and above-gap conductance (red) averaged over the VSD intervals designated in
panel (b). e GS (subgap conductance at zero bias) as a function of GN (normal-state conductance at VSD = 650µeV) together
with the theoretically predicted dependence which assumes Andreev-dominated transport in a single channel (blue line trace).
from the energy dispersion in magnetic field). This g fac-
tor is larger than in Al (|g| = 2) but smaller than in InSb
(|g| = 30−50), which indicates that these peaks stem from
discrete states of the nanowire hybridized with the ones
in the metal [35]. The observation of this structure is a
novelty and it might be correlated with our choice of nano-
wire surface treatment. In fact, the gentle atomic hydro-
gen cleaning preserves the pristine semiconductor crystal
quality, unlike the invasive chemical or physical etching
methods adopted in previous works [9, 15, 16, 30, 36].
HARD INDUCED GAP AND BALLISTIC
SUPERCONDUCTIVITY
A common technique to detect Majorana bound states is
tunnelling spectroscopy. Signatures of MBS in InSb-based
N–S junctions are zero-bias peaks (ZBPs) in the differen-
tial conductance at moderately large magnetic fields [17].
For Majorana zero modes, the ZBP height in the zero-
temperature limit is predicted to be G0 = 2e
2/h due to
resonant Andreev reflection, independent of the tunnel-
coupling strength [37]. Non-topological ZBPs may arise
from disorder, which can mimic the subgap behaviour
of MBS. A major challenge is to reduce the detrimental
role of disorder at the semiconductor–superconductor in-
terface, which determines the final device quality. The
measure of success is a hard induced gap at a finite mag-
netic field and quantized Andreev transport as a signature
of ballistic transport.
An exemplary N–S device is depicted in Fig. 4a. Here, the
N contact to the InSb nanowire was formed in an optional
post-interface fabrication step. In Fig. 4b, we present
voltage-bias spectroscopy at such an N–S junction where
the transmission is tunable via a pre-fabricated bottom
tunnel gate. The line-cuts in Fig. 4c at low tunnel-gate
6voltage, VTG, highlight the pronounced suppression of the
subgap conductance, GS, by about two orders of magni-
tude compared with the normal-state conductance, GN (cf.
Supplementary Fig. S18). As the first one-dimensional
subband starts to conduct fully at VTG > 0.6 V, the
above-gap conductance reaches the conductance quan-
tum, 2e2/h, and the quantization manifests itself as a
plateau in the tunnel-gate dependence (Fig. 4d). At the
same time, the conductance below the gap edge reaches
4e2/h owing to two-particle transport via Andreev reflec-
tion [19]. This pronounced doubling of the normal-state
conductance together with the quantization of GN signi-
fies a very low disorder strength in the junction and a
strong coupling at the nanowire/Al interface [38]. While
the subgap conductance reaches up to 2G0, it drops again
before the chemical potential reaches the bottom of the
second confinement subband due to inter-subband scat-
tering [38, 39]. The plot of GS versus GN (Fig. 4e) follows
the Beenakker model [20] without fitting parameter rea-
sonably well, demonstrating that in the single-subband
regime electrical transport below the gap edge is domi-
nated by Andreev processes. The data are well-described
by the BTK theory [19] across the entire gate voltage
range, demonstrating a hard induced gap (see Methods
and Supplementary Fig. S20). We determine an induced
gap size of ∆ind ∼ 230µeV using this model. Discrete
subgap states and ZBPs appear at a finite magnetic field
and field-dependent voltage-bias spectroscopy for this N–S
device is presented in Supplementary Fig. S21.
EMERGENCE OF CORRELATED ZERO-BIAS
PEAKS
The shadow-wall technique enables novel 3-terminal Majo-
rana devices for nonlocal correlation experiments [18, 40]
by harnessing the continuous connection of the Al shell
to the substrate, as depicted in Fig. 5a. Here, the Al thin
film serves as the superconducting drain lead. Established
fabrication methods do not allow for the implementation
of such devices since etching of Al causes disorder at the
InSb surface and contacting the Al shell requires selec-
tive removal of the native oxide of Al, which affects the
integrity of the thin film. As shown in Fig. 5a, optional
Ti/Au contacts are again added at both sides of the hy-
brid segment. With this device type, we can study the
simultaneous emergence of ZBPs at both N–S boundaries
in a magnetic field oriented along the wire. Here, the
hybrid nanowire segment is 1µm long and the chemical
potential is controlled via a bottom gate (super gate) at
potential VSG. The differential conductance is measured
concurrently at both N–S boundaries by alternating the
VSD sweep between the left and right N terminals. In
Figs. 5e,f, we demonstrate the formation of zero-energy
subgap states at both nanowire ends at VSG = 0 V. An-
other data set measured at VSG = 0.5 V is presented in
Supplementary Fig. S23. The concomitant behaviour of
both ZBPs as a function of VSG is shown in Supplementary
Figs. S23 and S24. The effective g factor extracted from
the linear energy dispersion at the two boundaries is ∼ 10,
albeit the values of g can be strongly gate-dependent [12].
Many experiments have demonstrated ZBPs in tunnelling
spectroscopy, indicating the presence of a robust state
at zero energy [17, 41–43]. The robustness of ZBPs in
the parameter space (i.e. chemical potential and mag-
netic field) has been used to substantiate the topological
origin [44]. So far, no experiment has revealed the emer-
gence of ZBPs concurrently at both boundaries of a long
hybrid nanowire. While such an observation would cor-
roborate the signatures of MBS, it cannot be regarded as
conclusive evidence [42, 45]. Recent experimental works
have highlighted accidental correlations between bound
states at both ends of short (up to 400 nm long) hybrid
nanowire devices [46, 47]. It is well known that ZBPs can
originate from trivial Andreev bound states that arise
from inhomogeneities in the chemical potential and ran-
dom disorder, which emphasizes the need for long and
pristine hybrids [45]. Theoretical studies recently pointed
out that ZBPs can be a generic feature in many N–S junc-
tions [48, 49]. Additionally, the experimental ZBPs are
in general substantially lower than the expected value of
2e2/h [37], which is a critical but not sufficient hallmark
of MBS [47]. Figs. 5b,c show differential conductance line-
cuts at zero field and at 1.05 T which reveal a zero-bias
conductance close to 2e2/h for the ZBP at the left bound-
ary of the device, as highlighted in Fig. 5d. While ZBP
conductance close to 2e2/h can in principle be observed
at both boundaries, it depends on the fine-tuning of the
two tunnel barriers, which can be strongly affected by
transmission resonances.
OUTLOOK
The 3-terminal hybrid nanowire devices provide a funda-
mental tool to study the evolution of the induced super-
conducting gap in the bulk of the hybrid, where electron-
and hole-type bands become inverted at the topological
phase transition. There, the closing and reopening of
the induced gap are accompanied by the emergence of
delocalized MBS, hallmarked by ZBPs at both boundaries
of the hybrid nanowire. Here, we demonstrate hard-gap
N–S junctions in a magnetic field where only discrete
subgap states move to zero energy to form ZBPs at both
boundaries and that respond similarly to variations in
the chemical potential. While these are critical signatures
of MBS, upcoming studies will attempt to correlate the
local tunnelling conductance with the evolution of the
induced bulk gap via the non-local conductance between
the two N terminals [18].
Our approach promotes the development of intriguing
nanowire-based quantum devices. The ballistic hard-gap
N–S junctions together with the continuous thin Al con-
nections across the substrate represent a vital starting
point for realizing a topological qubit. A qubit imple-
mentation with a single read-out loop [7] would allow for
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FIG. 5. Zero-bias conductance peaks at two opposite N–S boundaries. a False-colour SEM image of the correlation
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conductance, G = dISD/dVSD, as a function of bias voltage, VSD, and magnetic field, B, measured concurrently at the left and
right junction, respectively. Here, the super gate underneath the hybrid nanowire segment is grounded.
measuring the projection of the qubit state on one axis
of the Bloch sphere. A schematic of the loop qubit is
presented in Fig. 6a. It is made from a single nanowire
with two superconductor–semiconductor segments con-
nected via a superconducting loop that encircles a central
shadow-wall pillar. Bottom gates at the centre of the
device are used to define a read-out quantum dot in the
nanowire with tunable tunnel couplings to the MBS de-
noted as γ2 and γ3 in the schematic. Parity read-out will
be performed by measuring the quantum capacitance via
radio-frequency gate reflectometry [6, 7, 50]. In Fig. 6b we
present an exemplary realization of the basic elements of
such a device via the shadow-wall technique. It comprises
a superconducting loop to provide a connection for the
exchange of Cooper pairs that acts a blocker for quasi-
particle transport between the two hybridized nanowire
segments. The shadow-wall technique is ideally suited
to facilitate the Al loop across the substrate without the
need for any post-interface fabrication steps.
METHODS
Nanowire growth
The InSb nanowires are grown on InSb (111)B substrates
covered with a pre-patterned SiNx mask via metalorganic
vapour-phase epitaxy (MOVPE). These nanowires are not
grown on top of InP stems but nucleate instead directly
on the growth substrate at Au catalyst droplets [28].
The investigated nanowires have an average diameter of
100 nm and a length in the order of 10µm controlled by
the Au droplet size and the growth mask openings.
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FIG. 6. Illustration of the Majorana loop qubit.
a Schematic of a single-nanowire loop-qubit device. The pre-
sumable locations of the MBS at the boundaries of the two
hybrid segments are denoted by γi, where i ∈ {1, 2, 3, 4}. The
electron parity is fixed due to the finite charging energy of the
loop qubit. This configuration offers the desired ground-state
degeneracy for a single qubit and can provide information
on decoherence and quasiparticle poisoning. b False-colour
SEM image of an InSb nanowire following the shadow-wall
deposition. Two segments of the nanowire are covered with a
superconducting 3-facet Al shell. These hybrid segments are
interconnected via an Al loop running across the substrate.
Device fabrication
Bottom gates are fabricated on Si/SiO2 substrates via
dry-etching of W thin films, which are subsequently cov-
ered by Al2O3 gate dielectric via atomic layer deposition
(ALD). Shadow walls of ∼ 600 nm height are created via
reactive-ion etching of thick layers of Si3N4 formed via
plasma-enhanced chemical vapour deposition (PECVD).
Using a micromanipulator, individual nanowires are
placed deterministically next to the shadow walls. The
native oxide of the nanowire is removed via hydrogen
radical cleaning (see Supplementary Section I) and Al
thin films are deposited by evaporation under a shallow
angle that forms continuous contacts from the nanowire
to the substrate and creates segments on the chip which
are electrically isolated from one another. This allows to
immediately cool down the devices without the need for
additional post-interface fabrication steps. Additional
Ti/Au leads as depicted in Figs. 4 and 5 are optional.
Alternatively, Al leads that are defined by the shadow
walls – microns away from the N–S junction – can serve
as N contacts but require additional bottom gates to
render all nanowire segments fully conducting (cf. Fig. 1b).
TEM analysis
The cross-sectional lamellae for TEM are prepared using
the focused ion beam (FIB) technique with a Helios
G4 UX FIB/SEM from Thermo Fisher Scientific after
capping the devices with a protective layer of sputtered
SiNx. TEM analysis is carried out at an acceleration
voltage of 200 kV with a Talos electron microscope
from Thermo Fisher Scientific equipped with a Super-X
energy-dispersive X-ray spectroscopy (EDX) detector.
Transport measurements
Electrical transport measurements are carried out
in dilution refrigerators equipped with 3-axes vector
magnets. The base temperature is approximately 15 mK,
corresponding to an electron temperature of about 30 mK
measured with a metallic N–S tunnel junction thermome-
ter. The sample space is evacuated for at least one day
prior to the cool-down to remove surface adsorbates that
limit the device performance. Conductance measurements
are performed using a standard low-frequency lock-in
technique. For voltage-bias measurements, the excitation
voltage is VAC ≤ 20µV at a lock-in frequency of at least
20 Hz. Current-driven measurements are carried out
in a four-point configuration. After taking the data,
we became aware of the relatively low bandwidth of
the employed current-to-voltage amplifiers. Hence, we
recalibrated the lock-in data via a mapping according to
the measured DC conductance that does not suffer from
any bandwidth limitations and is insensitive to the re-
active response of the circuit (Supplementary Section IV).
Superconducting gap extraction
The BCS–Dynes term is given by a smeared BCS density
of states with the broadening parameter Γ [51]:
dISD
dVSD
(VSD) = GN Re
 eVSD − iΓ√
(eVSD − iΓ)2 −∆2ind
 .
For all of our N–S devices, the fit of the BCS–Dynes term
yields typical broadening parameters of less than 10µeV.
The model by Blonder, Tinkham, and Klapwijk (BTK)
incorporates the transition between BCS tunnelling and
Andreev reflection in the open channel [19]. Fits of the
9BCS–Dynes term and of the BTK model to the N–S
junction data (including the data in Fig. 4a) are presented
in Supplementary Section IV.
The subgap conductance for a ballistic N–S junction with
a single subband, where the transport is dominated by
Andreev processes, has been described by Beenakker [20].
At a large enough chemical potential [52], it is given by
GS =
4e2
h
T 2
(2− T )2 = 2
G2N
(2G0 −GN)2
,
where the transmission probability, T , has been substi-
tuted with the normal-state conductance, GN, in units of
2e2/h. This function is plotted together with the mea-
sured data in Fig. 4e.
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I. FABRICATION RECIPES
A. Chips without Bottom Gates
Chips that contain devices with a global back-gate like the ones presented in Figs. 2 and 3 of the main text are
fabricated on p+-doped Si wafers covered with 285 nm of thermal SiO2. The first fabrication step consists of patterning
the bond pads via electron-beam lithography (EBL), W sputtering and lift-off in acetone. Afterwards, plasma-enhanced
chemical vapour deposition (PECVD) of 600 nm of Si3N4 is performed followed by EBL, reactive-ion etching (RIE) with
CHF3/O2 gases, resist lift-off and an oxygen plasma descum step to remove carbon residues. Eventually, nanowires are
deposited under an optical microscope using a micromanipulator equipped with tungsten needles [S1].
B. Chips with Bottom Gates
Chips with additional local bottom gates (used e.g. for the experiments in Figs. 4 and 5 of the main text) are fabricated
by sputtering 17 nm of W on Si wafers covered with 285 nm of thermal SiOx (protected by a thin Al2O3 etch-stop
layer), followed by EBL patterning and RIE of the W layer with SF6 gas. Next, 18 nm of a high-quality Al2O3 layer
are deposited by atomic layer deposition (ALD), acting as bottom-gate dielectric. Shadow walls on top of the bottom
gates are created by first depositing 600 nm of Si3N4 by PECVD, followed by EBL patterning with precise alignment
of the shadow walls with respect to the underlying fine bottom gates. Then, RIE with CHF3/O2 gases is used to
selectively etch Si3N4 while the Al2O3 gate dielectric acts as an etch-stop layer. Finally, after the resist lift-off an
oxygen plasma descum step is used to remove carbon residues from the chips. The nanowires are then mechanically
transferred on top of the bottom gates under an optical microscope using a micromanipulator equipped with tungsten
needles [S1].
C. Additional Fabrication Steps for N–S Devices
For devices with additional Ti/Au normal-metal contacts, such as the ones presented in Figs. 4 and 5 of the main
text, an extra post-interface fabrication step is included. It consists of EBL patterning, 40 s of argon ion milling at
1.5 · 10−3 mbar with a commercial Kaufmann source in the load lock of an electron-beam evaporator, and in-situ
evaporation of 10 nm/150 nm of Ti/Au followed by lift-off in acetone. Note that this step is not essential and could
have been omitted. Bottom gates underneath the nanowire can open up the channels and tune the conductance.
Combining this electrostatic gate control with additional Al contacts that are defined by shadow walls microns away
from the N–S junction allows to entirely avoid post-interface fabrication for these devices.
D. Semiconductor Surface Treatment
To obtain a pristine, oxide-free semiconductor surface, we accomplish a gentle oxygen removal via atomic hydrogen
radical cleaning. For this purpose, a custom-made H radical generator is installed in the load lock of our aluminium
2electron-gun evaporator. It consists of a gas inlet for H2 molecules connected to a mass-flow controller and a tungsten
filament at a temperature of about 1700 ◦C that dissociates a fraction of the molecules into hydrogen radicals [S2].
The cleaning process is assessed via the transport characteristics of InSb/Al nanowire junctions and TEM analysis of
the same devices. In particular, we consider as critical indicators of the interface transparency the magnitude of the
supercurrents and the amount of interface oxide measured via EDX. During the optimization, we vary the process
duration and the hydrogen flow, and keep the substrate temperature constant at 550 K. It has been demonstrated in
the literature that this temperature results in an efficient cleaning of InSb allowing for indium- and antimony-based
oxides to be removed with similar efficiency [S3, S4].
The optimal removal of the native oxide is achieved for a process duration of 30 mins and a hydrogen flow of 2 mln/min.
During atomic hydrogen cleaning the H2 pressure is 6.3 · 10−5 mbar. This recipe, which is used for all the devices
shown in this paper, results in a constant EDX count of oxygen at the interface (i.e. the traces do not show oxygen
peaks, see Fig. 2d of the main text) and yields the highest supercurrents in the Josephson junction devices (∼ 90 nA).
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FIG. S1. Cross-sectional TEM images of InSb nanowires covered by a thin layer of Al. SiNx was sputter-coated as a protective
layer before focused ion beam (FIB) lamella preparation. a Annular dark-field (ADF) scanning TEM image of a nanowire
cross-section. This sample is identical to the device presented in Figs. 2c-e of the main text (sample ID: U61). The Al is
deposited at an angle of 30◦ with respect to the substrate plane at T = 140 K. b ADF scanning TEM image of another nanowire
cross-section (sample ID: U34). Here, 30 nm of Al are deposited at an angle of 25◦ with respect to the substrate plane at
T = 80 K. c EDX elemental composite image of the device in panel (b) identifying the individual compounds and the Al thin
film.
E. Superconductor Deposition
After the semiconducting surface cleaning, the chips are loaded into the evaporator main chamber and cooled down
by actively circulating liquid nitrogen through the sample holder. After one hour of thermalization, aluminium is
deposited by electron-beam evaporation at a typical rate of 0.2 nm/min.
The optimization of the aluminium growth is performed by studying the quality of thin films deposited on Si substrates
– sometimes containing scattered or deposited InSb nanowires – at different evaporation rates, temperatures and angles.
It is observed that evaporation angles close to 90◦ with respect to the substrate plane are favourable for thin-film
aluminium growth, whereas for shallower angles the self-shadowing effect of the Al atoms on the surface becomes more
apparent, giving rise to columnar growth, possible voids in the film, and a larger roughness [S5, S6]. To minimize this
angle-dependent self-shadowing effect, the substrate temperature can be slightly increased to give the atoms arriving
at the substrate enough momentum to rearrange into a crystal before the next atoms arrive at the substrate. Our
results and the work by Dong et al. [S5] indicate that, for a fixed deposition rate, the temperature optimum depends
on the evaporation angle.
In this work, a temperature optimum of around 140 K is found for Al growth at 30◦ with respect to the substrate plane,
allowing for homogeneous 3-facet coverage of the hexagonal nanowires as well as a connection from the nanowires to
the substrate. Josephson junctions made at this growth temperature exhibit roughly four times higher supercurrents
than similar devices produced when Al was deposited at a substrate temperature of ∼ 80 K. Similarly, cross-sectional
TEM images of FIB lamellae from nanowires with Al grown at 140 K and 80 K are presented in Fig. S1a (as well
as Figs. 2c,e of the main text) and Figs. S1b,c, respectively. Comparing these figures, the superior quality of the
3deposition at 140 K is evident; nanowire facets are better covered and form a continuous film, the crystalline quality
of Al is higher and the oxidation of the Al facets is much less prominent than in the case of the deposition at 80 K
(in Fig. S1b, the abundant oxide formation in the aluminium film at the the top and bottom-left nanowire facets is
especially noticeable).
In addition, Fig. S2 illustrates a comparison between a higher Al growth temperature (160 K) and Al grown at 140 K.
The former leads to both grainy Al covering the middle nanowire facet, which can be better observed in the tilt-view
picture Fig. S2b, and a film on the substrate where the different grains are clearly distinguishable. Images corresponding
to deposition at 140 K instead show a featureless Al film on the middle facet, where roughness is indiscernible at these
SEM conditions (Fig. S2d), and a grainy but more uniform Al structure on the substrate.
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FIG. S2. SEM images of InSb nanowires with Al thin films deposited at different temperatures. For both samples the evaporation
angle is 30◦ relative to the substrate plane. a, b Top-view and tilt-view (tilt angle: 30◦) SEM images of InSb nanowires covered
with an Al thin film deposited at 160 K. The maximum film thickness, which corresponds to the middle nanowire facet, is 20 nm.
c, d Top-view and tilt-view (tilt angle: 30◦) SEM images of a nanowire Josephson junction. Here, the Al thin film is deposited
at 140 K and the film thickness of the middle nanowire facet is 15 nm. Panel (d) exhibits a featureless Al shell on the middle
wire facet, whereas grains are visible on the middle facet in the case of Al grown at 160 K (panel (b)).
F. Typical Yield of the Nanowire Transfer for Josephson Junction Devices
Depending on the layout, our pre-patterned chips typically accommodate up to 16 nanowire devices. It is readily
viable to have around 10 devices on a single chip to consistently optimize the fabrication parameters. The yield per
chip can be affected by the accidental transfer of multiple wires at once or by nanowires breaking during the transfer.
In Figs. S3 and S4, we show scanning electron micrographs taken prior to the cool-down of the Josephson junctions.
On the first chip (sample ID: U12) 13 nanowires are transferred and result in 12 working devices, i.e. where the
junctions are well-defined. On the second chip (sample ID: U55) 12 nanowires are positioned and yield 9 working
4devices. Among those, 7 are hexagonal-shaped nanowires and 2 turned out to be narrow nano-flakes [S7, S8], which
can be indistinguishable from nanowires in optical microscopy.
Chip U12
not transferred not transferred not transferred
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okfail
FIG. S3. Typical yield of the nanowire transfer for Josephson junction devices: Scanning electron micrographs of all Josephson
junction devices on a typical chip (sample ID: U12) taken after the Al deposition. Out of 13 nanowire transfer attempts, 12
nanowires are perfectly positioned, and only in one case the transfer failed (device 3.3). The scale bars indicate 1µm.
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FIG. S4. Typical yield of the nanowire transfer for Josephson junction devices: Scanning electron micrographs of all Josephson
junction devices on a typical chip (sample ID: U55) taken after the Al deposition. Out of 12 nanowire transfer attempts, 7
nanowires are perfectly positioned, 2 of them are not (devices 1.2 and 3.1), 2 narrow flakes – rather than nanowires – are
accidentally transferred (devices 1.1 and 3.3), and in one case, two nanowires are transferred in the same location (device 4.2).
The scale bars indicate 1µm.
5II. ADDITIONAL TRANSPORT MEASUREMENTS OF JOSEPHSON JUNCTIONS
In this section, we summarize the characteristics of the Josephson junction devices listed in Tab. I. All devices are
fabricated by evaporating an Al thin film at 30◦ with respect to the substrate plane. Device 3 differs from the other
samples in the thickness of the Al shell. We note that despite such a low shell thickness, all nanowire devices on sample
U59 are in electrical contact with the Al film on the substrate.
Josephson junction
Sample ID/ Evaporation Channel Maximum Al
Oxidation
device name angle width (nm) thickness (nm)
device 1 U55/2.3 30◦ 100 16 in O2 atmosphere
device 2 U51/1.2 30◦ 100 16 in O2 atmosphere
device 3 U59/2.3 30◦ 100 11 Al2O3 capping
device 4 U55/3.3 30◦ 160 16 in O2 atmosphere
TABLE I. Summary of the Josephson junction devices presented in this study. Devices 1, 2, and 3 are all nominally identical in
their geometries with a nanowire diameter of 100 nm and a separation between the Al contacts of 115 nm. Device 3 was made
with a thinner Al shell thickness and capped with around 20 nm of Al2O3. Device 4 is a Josephson junction formed in an InSb
nano-flake. Here, the channel width is 160 nm.
Device 1 The current and differential conductance in the normal state (VSD = 10 mV) display a steplike increase
as a function of VBG (Figs. S5a,b), a signature of ballistic transport at zero magnetic field in device 1. At lower bias
voltage, features of the induced superconductivity appear such as the conductance peaks due to multiple Andreev
reflections and the zero-bias supercurrent peak (Figs. S5c,d). A line-cut of Fig. S5c is presented in Fig. 3b of the main
text, whereas a line-cut of Fig. S5d is shown in panel (e). Here, the experimental data (red trace) is fitted with the
theoretical model (green trace) to identify the number and the transmissions of the nanowire subbands, which are
plotted in Fig. S5f. Similarly, in Fig. S6a, we illustrate the extracted transmission probabilities of the three lowest
subbands in the back-gate voltage range of Fig. S5c. The sum of these transmission probabilities extracted from the
MAR pattern is compared to the normal-state conductance in Fig. S6b.
Device 2 The normal-state current and conductance (VSD = 10 mV) as a function of back-gate voltage are
displayed in Figs. S7a,b. While conductance plateaus are more difficult to identify than in the case of device 1, the
presence of an induced superconducting gap is clear from the MAR conductance peaks and the supercurrent peak
(Figs. S7c,d). By fitting each line-cut of panel (c) (just like in panel (d)), we can extract the transmissions of the
nanowire subbands across the full measurement range (Fig. S7e). The closing of the superconducting gap and the
suppression of the switching current with the magnetic field aligned along three perpendicular orientations are shown
in Fig. S8 and Fig. S9, respectively.
Device 3 Device 3 differs from the first two samples by having a significantly thinner Al shell. To protect the thin
film from oxidation, the device is capped in-situ with a 20 nm Al2O3 layer. This results in a large zero-field switching
current of more than 50 nA (Fig. S10) and a critical magnetic field of ∼ 2 T (Fig. S11).
Device 4 In this nano-flake device, the normal-state current manifests sharp steps and the differential conductance
features quantized plateaus owing to ballistic transport in the junction (Figs. S12a,b). The presence of a moderate
supercurrent (Fig. S12c) demonstrates that our fabrication technique can be used not only to proximitize one-dimensional
nanowires, but also other types of nanostructures such as quasi-two-dimensional flakes.
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FIG. S5. Additional transport measurements of the first Josephson junction device. a ISD vs. VBG sweep at VSD = 10 mV,
showing the field-effect tunability of the junction. Inset: scanning electron micrograph of the device. b DC conductance, G,
after subtracting the series resistance, as a function of VBG at 10 mV bias voltage. c, d G vs. VSD and VBG in the few-subbands
and many-subbands regime, respectively: vertical features in both scans at constant bias voltages are the characteristic peaks
originating from MARs. e Line-cut of (d) at VBG = 14.67 V in red and best fit of the trace in green according to the coherent
scattering model in Section III. f Extracted transmission probabilities, Tn, as a function of VBG in the multi-subbands regime,
with n ∈ {1, 2, . . . , 8}. In this back-gate voltage range, the transmission of the first five subbands is already saturated at Tn = 1.
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FIG. S6. Tunability of the subbands of the first Josephson junction device. a Transmission probabilities, Tn, of the first three
subbands as a function of VBG. The parameters are extracted by fitting the conductance map of Fig. S5c with the coherent
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FIG. S7. Additional transport measurements of the second Josephson junction device. a ISD vs. VBG sweep at VSD = 10 mV,
showing the field-effect tunability of the junction. Inset: scanning electron micrograph of the device. b DC conductance, G,
after subtracting the series resistance, as a function of VBG at 10 mV bias voltage. c G vs. VSD and VBG in the weak-tunnelling
regime: subharmonic gap features correspond to different orders of MARs. d Line-cut of (c) at VBG = 0.25 V in red and best
fit of the trace in green according to the coherent scattering model in Section III. e Extracted transmission probabilities, Tn,
depicted as a function of VBG with n ∈ {1, 2, 3}.
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FIG. S8. Superconducting critical magnetic fields of the second Josephson junction device. Colour maps of G vs. VSD and B
taken at VBG = 1.45 V for different magnetic field orientations: in a the field B‖ is oriented parallel to the nanowire direction, in
b B⊥ is orthogonal to the plane of the substrate, and in c the transversal field Btr is orthogonal to the nanowire direction but
in the substrate plane. The inset in panel (b) shows a scanning electron micrograph of the device together with the different
magnetic field directions.
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FIG. S9. Switching current of the second Josephson junction device in the open-channel regime (VBG = 5.7 V). Differential
resistance, R, as a function of ISD and magnetic field in three different orientations: a Magnetic field, B‖, aligned parallel to the
nanowire, b magnetic field, B⊥, oriented out-of-plane, and c transversal in-plane magnetic field, Btr. The vectors in the inset of
panel (c) illustrate the three field orientations.
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FIG. S10. Back-gate dependence of the switching current of the third Josephson junction device. Colour map of R as a function
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FIG. S11. Transport measurements of the third Josephson junction device. a VSD vs. B‖ in the tunnelling regime. Owing to the
thinner Al shell, the superconducting critical field is Bc ∼ 2 T, much larger than for the previous two junctions. The tunnelling
conductance peaks at ±2∆ind split into a manifold of resonances at a finite magnetic field due to the different g factors of the
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III. MODELLING OF ANDREEV TRANSPORT
A. Modelling of the Conductance of a Biased Josephson Junction and the Fitting Procedure
We calculate the conductance of a voltage-biased Josephson junction following the approach of ref. [S9]. In the model,
we account for the electrons and holes propagating through the normal region of the junction with the transparency
T . The quasiparticles are accelerated by the voltage VSD applied to the structure and are Andreev reflected at the
superconducting leads with the induced superconducting gap ∆ind. The sequential Andreev reflections imprint the
conductance with the subgap features appearing at VSD = 2∆ind/Ne, where N is integer – see Fig. S13.
(
(
SD ( )
― ―
FIG. S13. Conductance, G, of a single-mode Josephson junction versus bias voltage, VSD, for five transparencies (T ) of the
normal region.
For the analysis of the experimental conductance traces we estimate the total conductance Gtheory(VSD) of a multimode
nanowire Josephson junction as a sum of M single-mode contributions resulting from the presence of M modes of the
transverse quantization [S10]:
Gtheory (VSD) =
M∑
i=1
Gi (VSD, Ti,∆ind) , (S1)
where Ti is the transmission probability for the i’th mode.
We obtain Ti and ∆ind (induced in the nanowire by the presence of the Al shell) by fitting the numerically calculated
conductance to the experimental one by minimizing χ =
∫
[Gexp(VSD)−Gtheory(VSD)]2dVSD. M is a free parameter of
the fitting procedure and it is chosen as the smallest number for which at least one of the parameters Ti is zero.
B. Theory for Multiple Andreev Reflections in the Presence of Subgap States
The original theory developed in ref. [S9] assumes a bulk superconducting density of states in the leads. To account
for different properties of the two leads, especially the presence of subgap states in one of the contacts, we extend this
theory as follows.
We consider a Josephson junction consisting of two superconducting electrodes connected through a normal scattering
region. We assume that the first contact is kept at zero voltage, while the second one is biased at VSD.
In the normal region, adjacent to the L’th lead, the quasiparticle wave function takes the form,
ΨL =
∑
n
[(
ALn
BLn
)
eikx +
(
CLn
DLn
)
e−ikx
]
e−i[E+neVSD]t/~, (S2)
where ALn , C
L
n (B
L
n , D
L
n ) correspond to the electron (hole) amplitudes, the time dependence stems from the voltage
applied to the leads and x points in the direction opposite to the scattering region.
We describe the scattering properties of the normal region by the scattering matrix:
S0 =
(
r t
t −r
)
, (S3)
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which sets the transmission probability through the scattering region with the transmission amplitude t =
√
T and the
reflection amplitude r =
√
1− T .
We rely on the short-junction approximation and use the energy-independent S0 to setup the matching conditions for
the wave functions ΨL. The electron and hole coefficients are related by:(
AIn
AIIn+1
)
= S0
(
CIn
CIIn+1
)
, (S4)
and (
DIn
DIIn−1
)
= S∗0
(
BIn
BIIn−1
)
, (S5)
respectively. The shifts of the indexes correspond to the changes of quasiparticle energies due to the bias voltage.
At each superconductor–normal-conductor interface we take into account the Andreev reflection:(
CLn
BLn
)
=
(
an 0
0 an
)(
DLn
ALn
)
, (S6)
with the amplitude an ≡ a(E + neVSD), where,
a (E) =
1− δL,IΓ (E)
∆ind
{
E − sgn (E)√E2 −∆2ind |E| > ∆ind
E − i√∆2ind − E2 |E| ≤ ∆ind. (S7)
The Andreev reflection amplitude is modified by the factor [1− δL,IΓ(E)] where,
Γ (E) =
γ2
(E ± E0)2 + γ2
, (S8)
is the Lorentzian distribution that accounts for absorption of the quasiparticles in the subgap states (with the energy
±E0) in the first lead. We set γ = 4µeV.
The electronic excitations in the normal part of the junction originate from the quasiparticles incoming from the nearby
superconducting contacts. We therefore write down equation (S6) including the quasiparticle source terms [S11]:(
CLn
BLn
)
=
(
an 0
0 an
)(
DLn
ALn
)
+
(
J (E + eVL)
0
)
1√
2
δp,eδs,Lκ
+
L
+
(
0
J (E − eVL)
)
1√
2
δp,hδs,Lκ
−
L ,
(S9)
with J(E) =
√
[1− a(E)2]FD(E), where FD(E, T = 30 mK) is the Fermi distribution. In equation (S9) p sets the
injected quasiparticle type, s determines the lead in which we consider the source term, and κ±1 = δn,0, κ
±
2 = δn,±1
keep track of the quasiparticle energy shifts due to the bias.
We calculate the current IL in the L’th lead as:
IL =
Imax∑
ı=−Imax
ILı e
ıVSDeit/~, (S10)
with the Fourier components,
ILı =
e
~pi
∑
s=1,2
∑
p=e,h
∫ ∞
−∞
dE
Nmax∑
n=−Nmax
(UL∗ı+nU
L
n −VL∗ı+nVLn ). (S11)
ULn =
(
ALn , B
L
n
)T
and VLn =
(
CLn , D
L
n
)T
are vectors that consist of the electron and hole amplitudes. The DC current
is obtained for ı = 0 and subsequently used to calculate the conductance, G = dIL/dVSD. To efficiently sample the
non-uniform conductance trace we use the Adaptive package [S12].
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FIG. S14. Experimental (blue dots) and theoretical (black curves) conductance traces of a Josephson junction with the subgap
states in one of the superconducting leads. a is for B = 0 and b is for B = 0.2 T.
B|| (T) ∆ind (µeV) T1 E0 (µeV)
0 236 0.065 210
0.2 220 0.065 120
TABLE II. Parameters used for the calculation of the conductance traces in Fig. S14.
In Fig. S14, we show the calculated MAR conductance traces (black curves) together with two cross-sections (blue
dots) from the experimental map in Fig. 3c of the main text. We focus here on two cases: B = 0 and B = 0.2 T with
the parameters used for the calculations given in the first and second row of Table II, respectively. The calculated
traces agree qualitatively well with the data: they capture the peak positions and the overall line shape. In particular,
we observe two ordinary MAR peaks at VSD = 2∆ind/Ne with N = 1, 2 and two peaks induced by the presence of
the subgap state at VSD = (∆ind + E0)/Ne with N = 1, 2. The increase of the magnetic field significantly alters the
energy of the subgap state causing a further splitting between the MAR and the subgap-induced peaks. Nevertheless,
the low-energy transport at higher magnetic fields shown in the conductance map in Fig. 3c of the main text, with
multiple states detaching from the gap edge, goes beyond the approximations of our model.
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IV. ADDITIONAL TRANSPORT MEASUREMENTS IN NORMAL-METAL–SUPERCONDUCTOR
JUNCTIONS
A. Calibrating the AC conductance
The AC conductance is measured using a standard low-frequency lock-in technique. Some of the employed current-
to-voltage amplifiers have been found to suffer from a relatively low bandwidth. This required a recalibration of the
measured differential conductance of the N–S devices. The approach shown here is similar to a calibration procedure
developed by Jouri Bommer, Guanzhong Wang and Michiel de Moor (see also guidelines on lock-in measurements by
the same authors: http://homepage.tudelft.nl/q40r9/lockin-meas-guide-v20200603.pdf).
Fig. S15 shows the raw conductance data from Fig. 4 of the main text prior to the subtraction of any series resistance.
For the mapping of the lock-in conductance, GLI, to the numerical DC conductance, Gnum, the data is binned into a
two-dimensional histogram (resolution 0.003 · 2e2/h). Since the numerical conductance suffers from noise, we determine
the centre of the distribution for each bin of GLI by fitting a Gaussian distribution to the histogram of Gnum (see right
panel of Fig. S15). Data points that are more than 5 standard deviations from the centre of the distributions are
discarded as outliers. Here, the mapping yields the parametrization Gnum = −0.016 ·G2LI + 0.995 ·GLI.
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FIG. S15. Calibration function extracted from the conductance data of the N–S junction presented in Fig. 4 of the main text.
Numerical differential conductance, Gnum, vs. AC differential conductance, GLI. Here, the lock-in frequency is f = 23 Hz.
Fig. S16 shows the calibration for the left junction of the correlation device in Fig. 5e of the main text. In Fig. S17,
the calibration is presented for the right junction of the correlation device in Fig. 5f of the main text. This is the
only device that was measured at a relatively large lock-in frequency (f = 72 Hz). The right panels of Fig. S16
and Figs. S17a-c show exemplary fits of the histograms using a Gaussian. The red traces represent the fitting by
the least-squares method using the polynomial regression function Gnum = A ·G2LI +B ·GLI + C. The mapping in
Fig. S16 yields the parametrization Gnum = −0.108 ·G2LI + 1.043 ·GLI − 0.003. In Fig. S17, the weighted average of
the fitting functions yields the mapping function Gnum = 0.023 ·G2LI + 1.034 ·GLI − 0.040, where the residuals of the
individual measurements provide the weights. Fig. S17d summarizes the parabolic (A) and linear (B) fit parameters
from Figs. S17a-c. The black data point indicates the weighted average of the fit parameters.
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FIG. S16. Calibration function extracted from the conductance data of the N–S junction presented in Fig. 5e of the main text.
Numerical differential conductance, Gnum, vs. AC differential conductance, GLI. Here, the lock-in frequency is f = 23 Hz.
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FIG. S17. Calibration functions extracted for the N–S junction presented in Fig. 5f of the main text. a-c Numerical differential
conductance, Gnum, vs. AC differential conductance, GLI. Each of the three panels is from separate data set. Here, the lock-in
frequency is f = 72 Hz. d Summary of the parabolic (A) and linear (B) fit parameters in panels (a-c). The colors of the data
points correspond to the axis colors of the respective panels. The black data point denotes the weighted average fit parameters,
where the weights are determined by the residuals of the individual fits. The grey area designates the 95% confidence interval.
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B. N–S Junction Spectroscopy
Deep in the tunnelling regime the subgap conductance is strongly suppressed. As illustrated in Fig. S18, the ratio
of the above-gap conductance and the subgap conductance is approximately a factor of 100. In Figs. S18a,b the
differential conductance line-cuts from N–S device 1 (i.e. the same device as in Fig. 4 of the main text) are fitted
using the BCS–Dynes term (red) and the BTK model (green). The data in Figs. S18c,d show line-cuts from another
N–S junction (device 2), which is not presented in the main text. The fitting parameters in the BTK model are the
induced gap, ∆ind, the normal-state conductance, GN, and the temperature, T . For device 1 it yields an induced
gap of ∆ind = 231µeV and for device 2 the extracted gap is ∆ind = 241µeV. In the BTK model the only effective
broadening parameter is the temperature, which for both devices yields T ≈ 95 mK.
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FIG. S18. a, b Differential conductance vs. bias-voltage line-cuts from N–S device 1 (same as in Fig. 4 of the main text) on a
linear scale in (a) and on a logarithmic scale in (b). Here, the tunnel-gate voltage is VTG = 0.530 V and the super-gate voltage
is VSG = 0 V. c, d Differential conductance vs. bias-voltage line-cuts from N–S device 2 (not presented in the main text) on a
linear scale in (c) and on a logarithmic scale in (d). Here, the tunnel-gate voltage is VTG = 2.004 V and the super-gate voltage
is VSG = 7.0 V. The fit of the BCS–Dynes term and of the BTK model are shown in red and green, respectively.
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C. Temperature Dependence of the Induced Gap
In Fig. S19, we present the temperature dependence from another device (N–S device 3), which is not presented in the
main text. In the limit kBT  ∆ind, the subgap conductance, GS, scales with temperature, T , as [S13]
GS (VSD = 0) = GN
√
2pi∆ind
kBT
e−∆ind/kBT , (S12)
where GN is the normal-state conductance and kB is the Boltzmann constant. The purple trace in Fig. S19a measured
at T = 18 mK is well described by the BTK model with an induced gap of ∆ind = 237µeV. This is very similar to
the magnitude of the induced gap of the other two N–S devices shown in Fig. S18, albeit those junctions are formed
during a separate Al deposition step. The theoretical model in equation (S12) can describe the smearing of the density
of states with temperature. It yields a fit parameter of ∆ind ≈ 210µeV, which is a bit smaller than the gap directly
extracted from the tunnelling spectroscopy.
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FIG. S19. Temperature dependence of the induced gap (N–S device 3). a Tunnelling conductance vs. bias voltage between
T = 18 mK (purple) and T = 1.17 K (yellow). b Subgap conductance averaged between VSD = ±25µV (GS) divided by the
normal-state conductance (GN) as a function of T . The blue trace is a fit to equation (S12).
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D. Hard Induced Gap
In Fig. S20, we report the fit of the BTK model to the data shown in Fig. 4b of the main text (N–S device 1). The
extracted induced superconducting gap is ∆ind ∼ 230µeV.
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FIG. S20. N–S junction voltage-bias spectroscopy and the corresponding fit of the BTK model [S14] for N–S device 1.
a Differential conductance, G, as a function of source–drain voltage, VSD, and bottom tunnel-gate voltage, VTG, from Fig. 4b of
the main text. b Fit of the BTK model to the data set in panel (a). The fit parameters include the induced gap, the temperature,
and the barrier strength Z, wich is given by the transmission (1 + Z2)−1. c, d Line-cut of the data in panel (a) (dark blue) at
VTG = 0.53 V and at VTG = 0.69 V, respectively. The orange traces show the corresponding fits to the BTK model.
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E. Zero-Bias Peaks in the N–S Device
In Fig. S21, we present additional data from the first N–S device (cf. Fig. 4 of the main text) in a magnetic field for two
different super-gate voltages. In the main text, we present ballistic transport and pronounced Andreev enhancement
for the same N–S device.
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FIG. S21. Magnetic-field-dependent voltage-bias spectroscopy for N–S device 1 from Fig. 4 of the main text, demonstrating
the formation of zero-bias peaks in the differential conductance. a G as a function of VSD and B. The super-gate voltage is
VSG = 7.5 V and the tunnel-gate voltage is VTG = 0.5 V. b Line-cuts of (a) at the positions indicated by the two lines. c G as a
function of VSD and B. Here, VSG = 2.97 V and VTG = 0.417 V. d Line-cuts of (c) at the positions indicated by the two lines.
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F. Zero-Bias Peaks and Super-Gate Dependence
Additional N–S spectroscopy measurements of the left N–S junction of the device presented in Fig. 5 of the main text
are shown in Fig. S22. Here, the voltage at the super gate – the bottom gate controlling the electrochemical potential
in the hybrid nanowire segment – is larger (VSG = 0.525 V vs. 0 V). The differential conductance vs. VSD and B is
depicted in Fig. S22a, the bias-voltage line-cut in Fig. S22b illustrates the pronounced zero-bias conductance peak at
large magnetic fields. However, the magnitude of the ZBP conductance depends on the tuning of the tunnel-gate and
super-gate voltages (cf. Fig. S22c).
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FIG. S22. Voltage-bias spectroscopy of a subgap state with a large zero-bias peak conductance close to 2e2/h (measured
at the left N–S junction of the device presented in Fig. 5 of the main text). Here, the super-gate voltage VSG = 0.525 V.
a Differential conductance, G, as a function of the bias voltage at the left terminal, VSD, and the magnetic field along the wire
axis. b Voltage-bias line-cut of the differential conductance at zero field (blue) and at B = 1.11 T (orange). c G vs. B line-cuts
at VSD = 0µV from panel (a) (red, at VSG = 0.525 V) and from Fig. 5e (purple, at VSG = 0 V). The shaded areas behind the
solid traces correspond to the variation in conductance assuming an uncertainty of ±0.5 kΩ in estimating the actual series
resistance.
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In Fig. S23 additional data from the high-field regime are presented (here B = 0.85−1.15 T). For the same bottom-gate
settings as in Fig. S22 we observe ZBPs that emerge concurrently on both boundaries of the superconductor–
semiconductor nanowire segment (cf. Figs. S23a,b). By fixing the magnetic field at B = 1.0 T we can observe the
evolution of the ZBPs at the left and right N–S junctions as a function of the voltage on the super gate underneath
the hybrid nanowire segment (see Figs. S23c,d). The asymmetry in the conductance of Fig. S23d with respect to bias
polarity is related to energy-dependent tunnel barrier transmission at the right N–S junction.
The concurrent evolution of the ZBPs on both N–S boundaries of the correlation device as a function of the super-gate
voltage is also depicted in Fig. S24 for same tunnel-gate settings as in Fig. 5 of the main text.
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FIG. S23. Simultaneous appearance of zero-bias peaks on both hybrid boundaries (same device as in Fig. 5 of the main text).
The two tunnel gates are set to VTG,left = 0.47 V and VTG,right = 0.13 V. a, b Differential conductance, Gleft/right, as a function
of magnetic field, B, and bias voltage at the left and right terminal, respectively. Here, the super-gate voltage VSG = 0.525 V,
i.e. identical as for the data in Fig. S22a. c, d Differential conductance, Gleft/right, at B = 1.0 T as a function of VSG and bias
voltage at the left and right terminal, respectively.
23
−200 −100 0 100 200
Vleft  (μV)
−0.50
−0.25
0.00
0.25
0.50
0.75
1.00
V
S
G
 (
V
)
−200 −100 0 100 200
Vright  (μV)
−0.50
−0.25
0.00
0.25
0.50
0.75
1.00
V
S
G
 (
V
)
−200 −100 0 100 200
Vleft  (μV)
0.2
0.4
0.6
0.8
1.0
G
le
ft
 (
2
e
2
/h
)
−200 −100 0 100 200
Vright  (μV)
0.05
0.10
0.15
0.20
0.25
0.30
0.35
G
ri
g
h
t
 (
2
e
2
/h
)
0.5
1.0
G
le
ft
 (
2
e
2
/h
)
0.1
0.2
0.3
G
ri
g
h
t
 (
2
e
2
/h
)
a b
c d
FIG. S24. Simultaneous appearance of zero-bias peaks on both hybrid boundaries (same device and same tunnel-gate settings
as in Fig. 5 of the main text). The two tunnel gates are set to VTG,left = 0.52 V and VTG,right = 0.21 V. a, b Differential
conductance, Gleft/right, at B = 1.0 T as a function of VSG and bias voltage at the left and right terminal, respectively. c,
d Line-cuts from panels (a) and (b) at the values of VSG designated by the coloured lines. The shaded areas behind the solid
traces correspond to the variation in conductance assuming an uncertainty of ±0.5 kΩ in estimating the actual series resistance.
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V. REALIZATION OF ADVANCED HYBRID DEVICES
In this section, we present another example of more advanced nanowire devices that can be realized using the shadow-
wall technique. In the main text, we have introduced the necessary ingredients to realize the basic implementation of a
topological qubit using the shadow-wall technique. In Fig. S25, we show another application of the shadow-wall concept,
which is intended as an experimental implementation of a theoretical proposal by Schrade and Fu [S15]. It represents a
superconducting quantum interference device (SQUID) formed by two InSb nanowires (green) placed deterministically
in close vicinity of shadow walls (blue). Previous realizations of nanowire SQUIDs relied on electron-beam lithography
and standard lift-off technique [S16]. Here, top gates (yellow) are fabricated to form a single Josephson junction (JJ)
on the left side of the device and a superconducting island is defined by two tunnel gates and one plunger gate on
the right side of the device. Source and drain electrodes are created by bonding directly to the Al film (grey) at the
bottom and at the top of the SQUID loop, respectively. By utilizing shadow-wall substrates with bottom gates, this
SQUID sample can be realized without any post-interface fabrication steps.
shadow walls
hybrid
islandJJ
1 µm
InSb
nanowires
Al drain
Al source
F
FIG. S25. SQUID sample formed by placing two InSb nanowires next to each other in the shadow region of the dielectric
walls. Electrical current flows from source to drain via the Josephson junction (denoted as JJ) and the hybrid charge island
as indicated by the white arrows. The magnetic flux threading through the SQUID loop is denoted as Φ. The bottom of the
SQUID loop is partly formed by the Al thin film covering the side of the central shadow wall.
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